[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

RE: network throughput


If I remember it correctly the performance with a developer
board LX is approximately 4 MBytes/s for receive and 3 MByte/s
for transmit (with the latest kernel). With other memory
configurations you can get 5 MByte/s (receive) and 4 MByte/s

>- data bus width (32 bit??)

On the developer board LX the data bus width is 16 bits.
With 32 bits and SDRAMs you can get higher performance.

>- data bus speed 
50 MHz

>- dma setup latency
I don't know the typical latency. It depends a lot on what
else is going on in the system (although the ethernet DMAs 
have very high priority)

>- size of network rx buffers (32KB??)
64 full size packets

>- maybe typical interrupt latency....
I don't know.


-----Original Message-----
From: owner-dev-etrax@xxxxxxx.com]On">mailto:owner-dev-etrax@xxxxxxx.com]On
Behalf Of Akshay Adhikari
Sent: Thursday, August 22, 2002 3:55 PM
To: dev-etrax
Subject: network throughput


I would like to find out the max achievable network throughput on a
devboard_lx (For example, in experiments with netperf, I found that tcp
throughput was atmost 15 Mbps, and sending UDP packets back to back
caused receiver overruns pretty fast...)

I was trying to find the specifications for the devboard_lx to use for
calculations of 
max. achievable data throughput; it would be useful to know:
- data bus width (32 bit??)
- data bus speed 
- dma setup latency
- size of network rx buffers (32KB??)
- maybe typical interrupt latency....

does anyone have these numbers or know how/where to obtain them?